# A High-Precision Amplitude-Time to Digital Converter based on FPGA for Digital Multichannel Analyzer

Ze-Xi Wang,<sup>1</sup> Yi-Ni Wu,<sup>1,\*</sup> Ke-Feng Zou,<sup>1</sup> Hao-Xuan Li,<sup>1</sup> Jing Peng,<sup>1</sup> and Lei Wang<sup>1,†</sup>

<sup>1</sup>Chengdu University of Technology, Chengdu 610059, China

The article presents a high-precision Amplitude-Time to Digital Converter (A-TDC) for using in a Multichannel Analyzer (MCA). Utilizing this method, the MCA quantifies and statistically analyzes the discharge time of nuclear pulse signals, ultimately obtaining the gamma energy spectrum. The autonomous linear discharge circuit presented in this paper significantly simplifies the components and control logic of conventional discharge circuits. By leveraging the underlying logic of the FPGA's internal carry-chain, a delay chain capable of precise time measurement for both leading and trailing edges has been designed. Compared to using two delay chains for measuring the leading and trailing edges, this approach significantly conserves logic resources. The high-resolution TDC designed based on the Xilinx Artix-7 series FPGA has a resolution of 69.4ps, and the average value of time measurement precision is 52.3ps. The linear discharge circuit has an inherent nonlinearity of less than 0.05%, and the overall linearity is better than 0.1%. When used in conjunction with a  $\Phi$  25mm×25mm NaI(Tl) detector for measuring the 662 keV full-energy peak of a  $^{137}$ Cs source, the energy resolution achieved is 8.5%.

Keywords: Amplitude-time conversion; FPGA-TDC, Gamma energy spectrum, Constant current source discharges

### 1 Introduction

Digital multichannel analyzer has been extensively used 3 in fields such as nuclear spectroscopy, environmental mon-4 itoring, nuclear accident response, and mineral resource 5 exploration[1–7]. Digital pulse amplitude analyzers directly 6 employ high-speed ADC for full waveform sampling of 7 the pulse signal, followed by the devices such as Field 8 Programmable Gate Array (FPGA) and Digital Signal Pro-9 cessing (DSP) to perform digital filtering, pulse shaping, 10 and amplitude extraction on the digital signal[8, 9]. In 11 applications requiring amplitude measurements of dozens, 12 hundreds, or even thousands of channels, such as multi-13 channel energy spectrum measurement, gamma irradiation 14 imaging, and astronomical telescopes[10–14]. In this type 15 of system, the ADC circuit design faces significant com-16 plexity. These systems typically require a large number of 17 high - speed ADC chips to accurately acquire nuclear in-18 formation. However, high-speed ADCs are expensive, and 19 as the number of channels increases, the circuit complexity 20 rises exponentially. Moreover, due to the large differences 21 in signal strength between channels, ADCs also need to 22 have a high dynamic range to adapt to signals of different 23 strengths.

Time-to-Digital Converter (TDC) has been used in various fields such as high-energy particle measurement and phase-locked loops since the 1980s [15–21]. TDC have transitioned from analog to digital[22], and researchers have studied vernier, passive interpolation, and gated ring oscillator TDC structures to improve timing resolution and measurement range. Some of these structures can achieve time resolution at the sub-gate level, and in certain ap-

32 plications, they can reach femtosecond (fs) level timing 33 resolution [23–29].

TDC are primarily implemented using Application-Specific Integrated Circuit (ASIC) and FPGA. TDC systems based on ASIC offer better channel stability and consistency, whereas ASIC devices are complex to design, with high development costs. In contrast, FPGA-based TDC boast a short design cycle, high flexibility, low cost, and high temporal resolution. Some designs can achieve picoseconds-level resolution[30–34].

The amptitude of the pulse signal output from the detector is proportional to the energy deposited by the radiation or particles in it. By using a pulse peak detection and hold circuit, the pulse peak is stored in a holding capacitor. Then, a constant current source discharges the holding capacitor at a uniform rate, and the discharge time is proportional to the pulse amptitude. By measuring the discharging time, the energy deposited by the radiation can be accurately obtained.

Considering the strong competitiveness of FPGA-based by high-precision TDC pulse amplitude analyzers in fields such as high-energy physics, radiation imaging, multi-channel energy spectrum measurement, and gamma irradiation imaging [35, 36], this paper proposes an Amplitude-Time to Digital Converter for pulse amplitude measure-ment.

## 58 2 System Design

The high-precision A-TDC based on FPGA primarily consists of signal conditioning circuit and TDC in FPGA. Signal conditioning circuit mainly involves signal gain adjustment, peak-holding, constant-current discharge, and pulse-width conversion. The TDC in FPGA is comprised of a fine counter, a coarse counter, and a Processing

<sup>\*</sup> Corresponding author, wuyini@cdut.edu.cn

<sup>†</sup> Corresponding author, wl@cdut.edu.cn

66 detector, after appropriate gain adjustment, is sent into 121 The presence of  $V_b$  positions transistor  $Q_1$  within its 67 a peak-holding and constant current discharge unit. This 122 amplification zone. Simultaneously, as the input nuclear 68 unit converts the nuclear pulse signals into single slope 123 pulse signal charges  $C_h$ , the constant-current discharging 69 pulse signals whose widths are proportional to the peak 124 circuit operates to concurrently discharge it. Consequently, 70 of the nuclear pulse signals. Subsequently, a comparator 125 a minor charge loss occurs during the charging phase, 71 transforms the single slope pulse signals into square wave 126 leading to a divergence between the peak voltage achieved  $_{72}$  signals., The widths of the square wave signals are pro-  $_{127}$  by capacitor  $C_h$  and the peak value  $V_{amp}$  of the nuclear 73 portional to the amplitudes of the original nuclear pulse 128 pulse signal. This discrepancy is influenced by both the 74 signals and are measured by the TDC comprised by A fine 129 rise time of the nuclear pulse signal and the magnitude 75 counter based on the Delay chain and a coarse counter 130 of the discharging current. 76 in the FPGA.

# 78 Discharge

80 ical components include decision-making circuits, linear 138 impact on the amplitude conversion process. To maintain  $_{81}$  gates, and constant-current discharge circuits. These com-  $_{139}$  a uniform discharge process, a diode  $D_2$  is placed above ponents are further coordinated with specially designed  $^{140}$   $C_h$ . During the slow discharge of  $C_h$ ,  $D_2$  remains in 83 switches to control the discharge process[37, 38]. How- 141 the cutoff state, allowing current to flow only towards the 84 ever, in multi-channel measurement systems, configuring 142 subsequent circuit, the discharge current  $I_{dis}$  determining 85 a discharging control circuit for each channel would sig- 143 the entire discharge process rate. The peak-holding and 86 nificantly elevate circuit complexity and complicate the 144 constant current discharge circuit converts the input nuclear 87 control logic. To accommodate multi-channel measure- 145 pulse signal into a single slope pulse signal. 88 ment systems, simplify control logic, and reduce circuit 146 89 complexity, this paper employs an automatic peak-holding 147 that there is a small non-linear region at the end of the 90 and constant-current source discharging method, as de- 148 discharge process, which is primarily determined by the 91 picted in Fig. 1a.

93 signal proceeds into the automatic peak-holding circuit 151 threshold voltage, the diode exhibits high impedance, and 94 and the constant-current discharging circuit. Due to the 152 the forward current is nearly zero. When the applied  $_{95}$  direct-current bias power supply  $V_b$  and diodes  $D_1$  and  $_{153}$  voltage exceeds the threshold voltage slightly, the internal  $_{96}$   $D_2$ , the incoming nuclear pulse signal charges the peak-  $_{154}$  PN junction's built-in electric field of the diode is neu- $_{97}$  holding capacitor  $C_h$ . The charge stored in the peak-  $_{155}$  tralized. Consequently, the diode exhibits low impedance 98 holding capacitor is proportional to the signal peak value, 156 and enters the forward conduction region. However, at 99  $Q(t)=C\cdot V(1-e^{-\frac{t}{\tau}})$ . The constant-current discharging 157 this initial stage of conduction, the voltage and current are mechanism is realized through the cooperation of transistor 158 not yet fully proportional. As the external electric field  $_{101}$   $Q_1$  and resistors  $R_{dis}$ ,  $R_1$ , and  $R_2$ . According to the volt-  $_{159}$  continues to increase, the forward current of the diode age characteristics of the NPN(Negative-Positive-Negative) 160 increases rapidly, and the V-A (voltage-current) charac- $_{103}$  transistor base-emitter,  $V_b$  provides a stable static operating  $_{161}$  teristics become approximately linear, indicating that the 104 point for the  $Q_1$  base after the voltage drop of the two 162 diode is now in full conduction. Once the diode is in 105 diodes, so that the triode can work stably in the amplifier 163 the forward-biased conduction state, the forward voltage  $_{106}$  area during the discharge process, and the  $V_{be}$  is a con-  $_{164}$  drop across it remains essentially constant. From the sim-107 stant value of about 0.6V. During the discharging process, 165 ulation diagram, it can be observed that during the signal  $_{108}$   $V_{be}$  maintains a constant value of approximately 0.6V and  $_{166}$  discharge process, the fluctuation of the discharge current the current fluctuation into the base of  $Q_1$  is less than  $^{167}$   $I_{dis}$  is less than  $0.1\mu\mathrm{A}$ , while the discharge current is  $_{110}$  0.05 $\mu$ A, so its influence can be disregarded. By connect-  $_{168}$  5.875 $\mu$ A. Testing has shown that the inherent non-linearity ing resistor  $R_{dis}$  in parallel between the base and emitter 169 for signals with a peak-to-peak value of 0.4 V or greater  $_{112}$  of  $Q_1$ , the discharge current of  $C_h$  is directed through  $_{170}$  is less than 0.05%, and the overall linearity is better than 113  $R_{dis}$ . Additionally, since  $V_{be}$  remains constant, the current 171 0.1%. This signifies that the system has good linearity in 114 flowing through resistor  $R_{dis}$  during discharging remains 172 converting amplitude values into time widths and responds consistent at  $I \approx \frac{V_{be}}{R_{dis}}$ , facilitating the achievement of 173 well to small signals within a certain range, as illustrated 116 constant-current discharging.

Upon the arrival of the nuclear pulse signal, the capacitor 175  $_{118}$   $C_h$  undergoes swift charging. Due to the exceptionally  $_{176}$  slope pulse signal into a square wave signal that complies 119 brief rise time of the nuclear pulse signal, the voltage 177 with the FPGA input levels, thereby facilitating the mea-

65 Unit. The nuclear pulse signal output from the NaI(Tl) 120 across  $C_h$  rapidly attains the peak value of the signal.

Using the NaI(Tl) detector as an illustrative example, 132 the input signal's rise time ranges between 100 ns and 133 300 ns. With a constant discharge current of 6  $\mu$ A, 2.1 Automatic Peak-Holding and Constant Current 134 and an input signal amplitude of 1 V, the peak voltage 135 experiences a reduction of 60 mV. It is evident that the 136 constant current discharge influences the capacitor's peak In low-channel discharge measurement systems, the typ- 137 voltage by approximately 6%, while having a negligible

The circuit simulation results shown in Fig. 1b indicate 149 Volt-Ampere (V-A) characteristics of the diode. When After the gain adjustment, the input nuclear pulse 150 the forward voltage applied to the diode is less than the 174 in Fig. 1b.

The signal transformation circuit converts the single-




Fig. 1. a Schematic diagram of peak-holding and constant current discharge ,b The circuit simulation of the rapid charge and the constant discharge process ,c Test results of amplitude-time conversion at different comparator threshold levels.

179 employs a comparator to perform threshold comparison 214 its forward voltage drop, the current through the diode un-180 on the single-slope pulse signal outputted from the pre- 215 dergoes an abrupt change. However, during actual testing, 183 nal frequencies it can respond to. If the bandwidth is 218 duction phenomenon. This means that, when the forward 185 the output signal and a longer rise time for the output 220 the critical conduction voltage, the current does not un-186 signal's leading edge. A longer leading edge can increase 221 dergo an abrupt change as per ideal diode characteristics; 187 the uncertainty in TDC time measurements. Therefore, it 222 instead, it displays a nonlinear, smooth transition. Due to 189 the resolution and accuracy of the system's measurements. 224 value of the input signal is relatively small, the relation-

proximately 0.53V for the signal. The overall analog 226 entirely linear. 192 circuit noise is less than 10mV; therefore, the comparator 193 voltage must be at least 0.54V to avoid the impact of 194 noise on pulse width conversion. To test the relationship 227 2.2 FPGA-TDC Design 195 between the pulse width conversion circuit performance 196 and the setting of the comparator threshold, input ampli-197 tudes ranging from 0.1V to 0.2V were selected, with a 198 test point every 20mV. from 0.2V to 0.4V, a test point 199 was selected every 50mV, and from 0.4V to 1.2V, a test point was chosen every 100mV. At each test point, over 100000 sets of the sample data were collected. Additionally, different comparator threshold values were selected 203 based on the actual signal discharge signal baseline for testing, specially 0.55V, 0.57V, 0.60V, 0.62V, and 0.64V. The final test results are shown in Fig. 1c. 205

From Fig. 1c, it can be observed that when the peak- 238 to-peak value of the input signal is less than 0.4V, the 239 to construct a refined carry chain that precisely counts 208 relationship between the input signal amplitude and time 240 the leading and trailing edges of the pulse separately. 209 does not exhibit a clear, linear one-to-one correspondence. 241 A high-frequency clock is employed for coarse counting 210 The primary reason for this phenomenon can be attributed 242 of the main pulse width, and the two counts are then 211 to the V-I (voltage-current) characteristics of the diode. 243 summed to obtain the pulse width time. The carry chain 212 According to the basic V-I characteristics of an ideal 244 is a fundamental structure within the FPGA. In the Xilinx

178 surement of pulse width time. The transformation circuit 213 diode, when the forward voltage across the diode exceeds vious stage, converting it into a square wave signal. The 216 when the forward voltage is in the vicinity of the diode's bandwidth of a comparator determines the range of sig- 217 critical conduction voltage, the diode exhibits a soft coninsufficient, it will result in an increased setup time for 219 voltage difference across the diode is slightly greater than is necessary to choose a high-speed comparator to ensure 223 this soft conduction characteristic, when the peak-to-peak The DC bias voltage  $V_b$  provides a DC offset of ap-  $^{225}$  ship between  $V_{pp}$  (peak-to-peak voltage) and time is not

The direct counting method utilizes a high-frequency 229 clock to measure the width of the input signal. When 230 the leading edge of the input signal arrives, the FPGA 231 initiates counting, and halts it upon arrival of the trailing 232 edge. By calculating the number of clock cycles elapsed 233 between the start and end times, the time width of the 234 input signal can be determined. Direct measurement of 235 pulse width using clock counts offers a wide measurement 236 range, but the period interval of the counting clock may 237 introduce significant leading and trailing edge errors.

This paper utilizes the internal carry chain of the FPGA




Fig. 2. Fast carry logic paths and related components in the A7 series FPGAs

245 Artix-7 series FPGA, the structure of the CARRY4 (Carry 255 signals of the CARRY4, and subsequently extracting fine 246 Chain Block 4) is depicted in Figure 2. Each CARRY4 256 count time through encoding and decoding processes. 247 consists of a carry multiplexer (MUXCY) and an XOR 248 gate, which together generate carry signals. The CI (carry 252 of the MUXCY.

254 by cascading CARRY4 units, capturing the internal tap 264 unit of the delay chain.

By configuring the S[3:0] of CARRY4 to 1111, the 249 input) is connected to the carry output of the previous 258 four MUXCY input signals are programmed to select 250 stage, while the CO (carry output) serves as the carry 259 the cascaded carry input and the carry-out of the previoutput of the CARRY4. The signal S controls the output 260 ous stage. This interconnection links the CO (Carry-Out) 261 with CI(Carry-In) within the CARRY4, froming a single 262 CARRY4 delay module. Whitin this module the carry This design establishes a carry chain delay measurement 263 signal traverses from CI to CO is the minimum delay

266 designated as O[3:0] and CO[3:0]. Upon the arrival of 324 allowing for the swift and efficient identification of the 267 the leading edge of the measured signal, each MUXCY 325 transition point from "0" to "1" in the code[40]. 268 level triggers its corresponding CO output to transition 326 269 from "0" to "1". Conversely, When the trailing edge of 327 jority fall within the system's dynamic range. However, a 270 the measured signal arrives, O becomes the XOR result 328 minority of signals exhibit intensities below the dynamic 271 of S and the carry signals CO and CI. Given that S is set 329 range's lower limit, particularly those with widths less 272 to 1, O changes from "0" to "1". Consequently, the CO 330 than half of the sampling clock period. For these sig-273 and O tap signals' sensitivity to the leading and trailing 331 nals, the TDC measurement circuit may only capture one 274 edges of the measured signal can be utilized to determine 332 edge (leading or trailing) when attempting to detect both, 275 the precise moment of the square wave signal's edge. 333 resulting in inaccuracies. To address this challenge, an This capability allows for the simultaneous measurement 334 event assembly circuit, implemented using a finite state 277 of both the leading and trailing edges of the signal using 335 machine (included in the Processing Unit module shown 278 a single delay chain.

Fig. 2 depicts the specific design approach of the FPGA- 337 data accuracy and completeness. TDC, which incorporates a fine counter for measuring the 280 281 temporal segments of both the front and back of the signal. 282 In the initial delay unit, two delay flip-flops, TD and LD, 338 283 are inserted to signify the valid leading edge or trailing edge. Following a delay of one clock cycle, the signal 339 285 branches into two paths. One path directs to MUX(a) 286 for selecting the encoding of the time signal's leading or 287 trailing edge, while the other path passes through MUX(b) 288 to choose the corresponding leading or trailing edge as a 289 latch signal. Upon passing through flip-flop FF(a), the latch 290 signal latches the result in the encoder and concurrently 291 serves as the start and end signal for the coarse counting 292 module.

279

The latch signal, after traversing another flip-flop FF(b), 347 unit. 293 294 generates the enable signal "Process\_En" for the Process-295 ing Unit module. Upon reaching the the Processing Unit, 349 uniformly distributed within [0, T], are used as test signals 296 "Process\_En" integrates the latched encoding result (fine 297 count value) with the coarse count result to produce the 298 final timing data, which is then written to the FIFO. No-299 tably, no additional clocks are utilized during the encoding 300 and data processing. Thus, the longest delay path of TD 301 and LD spans from the edge indication signal to the FIFO 302 write enable, consuming two system clocks. Consequently, 356 delay elements is determined by the additional delay time. 303 the TDC designed in this paper has a maximum dead time of two clock cycles, significantly reducing the system dead 305 time attributed to the TDC during measurement. In the A7 306 series FPGAs, each clock domain encompasses 50 slices, 360 307 equivalent to 50 carry4 resources. The theoretical delay 361 the non-uniform distribution factors of the input signal, 308 time from CI to CO in each carry4 is approximately 362 the delay time of each delay element is proportional to 310 duration. Prior to designing the delay chain, it is crucial 311 to estimate the number of delay units and ensure it re- 365 delay unit, the longer its delay time and the greater its mains below 50 to prevent the delay chain from spanning 366 code density. Since the sum of the delay times of all delay across banks, which could result in uneven delays.

315 digital signal code, resulting in a thermometer code with 369 unit with the sampling period T, one can determine the 316 a bit width equivalent to the carry chain, exemplified by 370 delay time of each delay unit in the delay chain. 317 "111111...00000". In the Processing Unit module, which 371 To ascertain the precision and dependability of the mea-318 includes a thermometer code decoding circuit, the time 372 surement outcomes, it is imperative to establish the requi-319 data is derived by counting the "1"s in the thermometer 373 site number of test samples prior to conducting the tests. 320 code. To enhance FPGA resource utilization and minimize 374 Suppose the range of values for the individual pulse sig-321 system dead time during measurement, this paper adopts a 375 nals is uniformly distributed across the interval $[0,T_c]$ , with 322 binary search method for decoding the thermometer code. 376 P representing their probability density function, expressed

Within the CARRY4 carry chain, there are tap signals 323 This method offers favorable time and space complexity,

Regarding the output signals from the detector, the ma-336 in Fig. 2), is tasked with screening all signals to ensure

#### 2.3 TDC Performance Test

#### 2.3.1 TDC Code density and Non-linearity test

Due to the influence of manufacturing processes and 341 layout routing, it is difficult for each delay unit in the 342 FPGA's carry chain to have exactly the same delay time. 343 Therefore, it is necessary to precisely calibrate the delay 344 time of each delay unit in advance. To achieve this goal, 345 the standard code density test method[41, 42] is commonly 346 used to measure the delay characteristics of each delay

A large number of pulses of randomly varying widths, 350 for the TDC ( where T is the period of the standard system 351 clock). If the delay time of each delay element were the 352 same, when there are enough test samples, the number of 353 signals falling on each delay element should be evenly 354 distributed. However, since the delay time of each delay 355 element varies, the uneven distribution of signals across the 357 By recording the total number of times each delay element 358 is hit by events, we can determine the corresponding code 359 density for each delay element.

Assuming there are enough test samples and ignoring 98ps[39], though actual measurements indicate a shorter 363 the number of pulses that fall into it. This means that the 364 more times a random input signal falls into a particular 367 units equals one reference clock cycle, by multiplying the The Encoder module translates the time signal into a 368 proportion of the code density occupied by each delay




Fig. 3. a Leading edge code density of delay elements, b cumulative leading edge code density, c trailing edge code density , d cumulative trailing edge code density . e Leading edge differential nonlinearity of the delay chain , f leading edge integral nonlinearity , g trailing edge differential nonlinearity , h trailing edge integral nonlinearity .

 $_{\rm 377}$  as  $P=\frac{T}{T_c}$  . The likelihood of a pulse occurring within a  $_{\rm 378}$  specific delay element is directly proportional to the delay  $^{\rm 403}$  $T_d$  of that element, with the probability given by <sub>380</sub>  $P_d = \frac{T_d}{T_c}$ . Given N events, the frequency of occurrence <sub>404</sub> 383 the delay element codes and the sampling interval, the 407 deviation of the measurement value.  $\widehat{T}_i$  for the i-th delay element can be derived, 408 as presented in Eq. (1).

$$\widehat{T}_i = \frac{n_i}{N} T_c \tag{1}$$

successive delay element, one can ascertain the delay times 414 with the expected value  $\overline{n} = N \times P_i$  and the standard for all elements. Subsequently, summing the delay times 415 deviation  $\sigma_{ni} = \sqrt{NP_i(1-P_i)}$ . 390 of the initial i elements yields the cumulative delay time 416 391  $t_i$  experienced by the pulse as it reaches each specific 417 are also independent. Therefore, using Eq. (2) and (4), 392 delay element, as detailed in Eq. (2).

386

393

399

$$t_i = \sum_{n=1}^{i} \widehat{T}_i = \sum_{n=1}^{i} \frac{n_n}{N} T_c$$
 (2)

In practice, the edge of the test signal falls within 394 395 the interior of the i delay element, so there will be an  $_{\mbox{\scriptsize 396}}$  error regardless of whether  $t_i$  or  $t_{i-1}$  is chosen as the  $_{\rm 397}$  total delay time. Assuming the measured value is  $\tau,$  then 398  $t_{i-1} < \tau < t_i$ , the variance  $\sigma^2$  of  $\tau$  is:

$$\sigma^{2} = \frac{1}{t_{i} - t_{i-1}} \int_{i-1}^{i} (t - \tau)^{2} dt = \frac{(t_{i} - \tau)^{3} - (t_{i-1} - \tau)^{3}}{3(t_{i} - t_{i-1})}$$
(3)

In Eq. (3), the standard deviation  $\sigma^2$  reaches its mini-400 mum value when  $\tau = \frac{t_i - t_{i-1}}{2}$ . At this point, the observed 427 402 value is t, as shown in Eq. (4).

$$t = \sum_{n=1}^{i-1} \widetilde{T}_n + \frac{1}{2} \widehat{T}_i = \sum_{n=1}^{i-1} \frac{n_n}{N} T_c + \frac{1}{2} \frac{n_i}{N} T_c$$
 (4)

Therefore, when a random signal falls within a dewithin delay element i is denoted by  $n_i=NP_i=N\frac{T_i}{T_c}$ . 405 lay element, the measured value should be taken at the By leveraging the relationship between the density of 406 midpoint of the delay element to minimize the standard

From Eq. (4), it is evident that an inadequate sample 409 size results in excessive statistical errors, necessitating a 410 specific requirement for sample size in code density testing. (1) 411 For a finite number N of test events, the event count  $n_i$ 412 where the test pulse edge falls within a delay element By tallying the number of events  $N_i$  that occur in each 413 follows a binomial distribution  $D(N_i) = NP_i(1-P_i)$ ,

Since all events are independent, the count values  $n_i$ 418 we can derive Eq. (5).

(2) 
$$\sigma_i = \sqrt{\sum_{n=1}^{i-1} \sigma^2 T_n + \frac{1}{2} \sigma^2 T_i} = \sqrt{\sum_{n=1}^{i-1} \sigma^2 n_n + \frac{1}{2} \sigma^2 n_i}$$
 (5)

If the delay time of each delay element is equal, then 421 the probability of a pulse falling on the i-th delay element 422 is  $\hat{P_i} = \frac{1}{S}$  , where S is the number of delay elements in a 423 delay chain. When i=S, i is the last delay element in the 424 delay chain, and at this point,  $\sigma_i$  reaches its maximum 425 value  $\sigma_{max}$ .

$$\sigma_{max} < \frac{T_c}{N} \sqrt{S \sigma n_d^2} = \frac{T_c}{N} \sqrt{1 - \frac{1}{S}} \le \frac{T_c}{\sqrt{N}}$$
 (6)

Given that the external signal sampling clock designed 428 in this study is 250 MHz, we have  $T_c$ =4000ps. To ensure

429 that  $\sigma_{max}$  does not exceed 40ps, we set  $\sigma_{max}$ =40ps. 483 nonlinearity is further optimized to the range [-1.0, 0.33].In 450 Substituting this value into Eq. (6), we get N≥10000, 484 an ideal scenario, the delay time of each delay unit that 431 which means the number of test events must not be less 485 constitutes a TDC should be identical, which implies that

434 random pulse width square waves. It is essential that the 488 TDC. The average resolution of a TDC can be represented 495 external sampling clock and the measurement sampling 499 by Eq. (9), which takes into account the uniformity of 436 clock are not sourced from the same origin, and they 490 all delay units and the impact of bin width on resolution. 437 should not be in an integer multiple relationship, as this 438 would result in a fixed phase between them, which is 439 inadequate for achieving complete randomness. The sam-440 pling clock is a 300 MHz clock generated by a PLL 441 from an external crystal oscillator, with a period of 3.33 442 ns. According to the theoretical delay time of 98ps, 34 443 CARRY4 delay elements would be required. However, 444 after testing with random signals, it was found that at a 445 clock frequency of 300 MHz, the actual delay time of 446 each CARRY4 delay element is less than 98 ps. There-447 fore, for both the leading and trailing edges, there are 448 effectively 48 delay elements, which is fewer than the 449 maximum number of delay elements per bank mentioned 450 earlier. Thus, using a 300MHz clock as the coarse count-451 ing clock can meet the design requirements, and the delay 452 chain is theoretically expected to exhibit better linearity. 453 The test results are shown in Fig. 3a-d.

If automatic layout and routing are performed using 455 software, it is common for the delay chain to span differ-456 ent Banks, leading to uneven delays. The test results in 457 Fig. 3a-d show the code density test results after manual 458 layout and routing, where the distribution of each delay 459 element is more uniform. The delay differences between 460 each delay element are mainly attributed to the time differ-461 ences in the sampling clock reaching various registers, as 462 well as the inherent non-uniformity of the semiconductor 463 manufacturing process.

The nonlinear performance of a TDC is primarily as-465 sessed using two metrics: Differential Nonlinearity (DNL) 466 and Integral Nonlinearity (INL). These parameters reflect 467 the uniformity of the TDC's bin widths. Fig. 3e-h illus-468 trates the DNL and INL of delay units in a manually 469 routed delay chain within a digital circuit. The formulas 470 for calculating DNL and INL are as follows:

471

472

473

$$DNL_i = \frac{LSB_i - LSB}{LSB},\tag{7}$$

$$INL_{i} = \frac{\sum_{i=0}^{n} LSB - iLSB}{LSB} \tag{8}$$

475 responding to the i-th delay element. When analyzing 524 than 100,000 sets of sample data to ensure the statistical 476 this section,  $LSB_i$  represents the number of measured 525 reliability of the data. Through the analysis of this data, 477 pulses for the corresponding delay element, and the time 526 we obtained the distribution of time measurement accuracy 478 resolution is the average number of pulses.

The differential nonlinearity for the leading edge is 528 Based on these measurement data, we calculated that 480 optimized to the range [-0.91, 0.42], and the integral 529 the average accuracy of the TDC designed in this study 481 nonlinearity is [-1.30, 0.33]. For the trailing edge, the 530 in time measurement is 52.3 ps. This result not only 482 differential nonlinearity is [-0.75, 0.63], and the integral 531 demonstrates the high performance of the TDC in the time

486 the width of all bins should be exactly the same. The Hence, a signal generator is employed to generate 20000 487 smaller the bin width, the higher the resolution of the

$$LSB = \frac{T_c}{N},\tag{9}$$

In the TDC delay chain, N represents the number of 493 effective delay units within the time  $T_c$ . For a given 494 TDC delay chain with 48 effective delay units, and a 495 sampling clock of 300MHz for each delay unit, which is 496  $T_c$ =3333.3ps. The average resolution of the delay chain 497 is LSB=69.4ps.

#### 2.3.2 RMS accuracy analysis

By conducting multiple measurements within a fixed 500 time period and analyzing the dispersion of the result-501 ing data, the root mean square (RMS) accuracy of TDC 502 measurement data can be assessed. RMS accuracy is 503 an important metric for evaluating the precision of TDC 504 measurement results in characterizing pulse width signals. 505 RMS accuracy reveals the degree of deviation of the mea-506 sured values from the ideal values. The calculation of 507 RMS follows Eq. (10):

$$RMS = \frac{1}{\sqrt{N-1}} \sqrt{\sum_{i=1}^{N} (X_i - \frac{\sum_{i=1}^{N} X_i}{N})^2}$$
 (10)

Where N denotes the number of measurements, and  $_{510}$   $X_i$  represents the data from the i-th measurement. The 511 more data tested for a pulse of the same time width, the 512 more accurate the calculated RMS value becomes. Fig. 4a 513 shows the RMS test results for a square wave signal with 514 a pulse width of 800 ns, with an RMS value of 53.4 ps. To comprehensively evaluate the performance of the 516 TDC designed in this study over a wide range of times, (7) 517 we adopted a strategy of selecting test points in stages: 518 within the 0 to 1 us range, a test point was set every 100 519 ns; within the 1 to 10us range, a test point was set every 520 1 us; within the 10 to 40 us range, a test point was set every 2  $\mu$ s. This distribution of test points ensures 522 an accurate assessment of the TDC's performance across In this context,  $LSB_i$  refers to the delay time cor- 523 different time scales. At each test point, we collected more 527 results as shown in Fig. 4b.




Fig. 4. a Signal width = 800ns, RMS test value, b 100ns \le signal width \le 40us, RMS test values at various test points.

532 range from nanoseconds to microseconds but also verifies 533 its application potential in the field of high-precision time 534 measurement.

Using the same precision evaluation method as men-536 tioned above, we added three more measurement channels identical to it in the system and tested the other three 538 channels in the same way. Under the condition that all 539 test conditions remain unchanged, the measurement re-540 sults of time precision for each TDC channel are shown 541 together. The measurement results indicate that the aver-542 age precision of the four TDC measurement channels is 543 approximately 50ps in the range of 100 ns to 40 us.

### 544 **2.4** 545 **YSiS.**

Fig. 5a is the system field joint test experimental di-547 agram. It includes a radioactive source (I), a NaI(Tl) 548 detector (II), a main measurement board (III), a signal 549 generator (IV), an oscilloscope (V). In this study, we 559 obtained by these two schemes are shown in Fig. 5b. 550 selected the CH132-07 type NaI(Tl) scintillation detector 560

TABLE 1. Main system parameters.

Part	Parameter	Specification
FPGA-TDC	FF Utilization rate	0.48%
	LUT Utilization rate	0.60%
	Resolution	69.4ps
	RMS	53.4ps
	Measuring dead time	≤30ns
Analog Circuit	Power dissipation	≤100mW/channel
	PCB area	24*30mm/channel
	Measuring range	0-5.3V

551 produced by Beijing Hamamatsu Photonics as the signal 552 input source. This detector is equipped with a crystal Gamma-ray spectrometry measurement and anal- 553 of size \$\Phi 25mm \times 25mm\$, and its energy resolution for the 554 characteristic peak of <sup>137</sup>Cs is better than 9% (nominal 555 energy resolution). During the experiment, we used the 556 "TDC scheme" and the "ADC scheme" for comparison. 557 In the experiment, we utilized <sup>131</sup>I and <sup>137</sup>Cs radioac-558 tive sources for energy calibration. The energy spectra

In the TDC scheme, the comparator threshold was set




Fig. 5. a The system field joint test experimental diagram, b Comparison of spectral measurement between ADC scheme and TDC scheme.

561 to 0.64V. After energy calibration, it can be observed 578 alyzer. By using this method, the digital multichannel 562 that the energy spectrum results of the TDC scheme and 579 analyzer quantifies and collects statistics on the discharge 563 the ADC scheme coincide at the high, medium, and low 580 time of nuclear pulse signals, ultimately obtaining the 564 energy characteristic peaks. The two characteristic peaks 581 gamma energy spectrum. Experimental results show that 565 corresponding to the energies of 365keV and 662keV 582 on a Xilinx A7 series FPGA, the TDC resolution can 566 from <sup>131</sup>I and <sup>137</sup>Cs in the energy spectrum measurement 583 reach 69.4ps, the dead time is two system clocks, the 567 results of the two schemes are clearly distinguished, and 584 differential nonlinearity range of the leading edge mea-568 the peak positions of the characteristic peaks coincide. 585 surement of the delay chain is [-0.91, 0.42], and the 569 Root Mean Square Error (RMSE) in the range of 70keV 586 integral nonlinearity range is [-1.30, 0.33]; the differen-570 to 1000keV is 12.3. Under the same test conditions, the 587 tial nonlinearity range of the trailing edge measurement <sub>571</sub> energy resolution of the ADC scheme for the characteristic <sub>588</sub> is [-0.75, 0.63], and the integral nonlinearity range is 572 peak of <sup>137</sup>Cs is 8.3%, while the resolution of the TDC 589 [-1.0, 0.33]. An analysis of the key parameters in the 573 scheme designed in this paper for the characteristic peak 590 circuit's impact on the results reveals that, for signals <sub>574</sub> of <sup>137</sup>Cs is 8.5%.

# **Summary**

577 Converter (TDC) for use in a digital multichannel an- 599 measured using the ADC scheme was 8.3%. The analysis

591 with voltages higher than 0.4V, the nonlinearity of the 592 conversion results of the autonomous linear discharge cir-593 cuit is less than 0.05%. Tests were conducted using a 594 NaI(Tl) detector with a size of  $\phi$ 25mm×25mm, alongside 595 a linear discharge circuit and a high-precision TDC for 596 the measurement of the 662keV full-energy peak of the 597 <sup>137</sup>Cs source, with an energy resolution of 8.5%. Under This paper proposes a high-precision Time-to-Digital 598 the same measurement conditions, the energy resolution 601 the proposed method in the context of digital multichannel 605 linear discharge structure, combined with the use of high-602 analyzers. Through innovating the front-end analog circuit, 606 precision FPGA-TDC, provides a new solution for the 603 a compact and structurally simple autonomous linear dis- 607 acquisition and measurement of multi-channel system.

600 of the experimental results demonstrates the feasibility of 604 charge analog scheme is proposed, where the autonomous

- Channel analyzer for detection and analysis of radiation 663 609 in nuclear spectroscopy. Mater Today-Proc 38: 3160-3167 610 (2021). doi: 10.1016/j.matpr.2020.09.580 611
- [2] K. Nagatani, S. Kiribayashi, Y. Okada et al., Emergency 612 response to the nuclear accident at the Fukushima Daiichi 667 613 Nuclear Power Plants using mobile rescue robots. J Field 668 614 Robot 30.1: 44-63 (2013). doi: 10.1002/rob.21439 615
- 616 [3] M.A. Abdelkader, Y. Watanabe, A. Shebl et al., Advanced 670 617 exploration of rare metal mineralization through integrated 671 [17] J. Lee, Y. Ku, S. Choi,et al.Development of simultaneremote sensing and geophysical analysis of structurally-618 controlled hydrothermal alterations. J Geochem Explor, 267 619 (2024). doi: 10.1016/j.gexplo.2024.107598
  - [4] A.T. McCay, T.L. Harley, P.L. Younger et al., Gamma- 675 [18] ray Spectrometry in Geothermal Exploration: State of 676 the Art Techniques. Energies. 7, 4757-4780 (2014). doi: 677 10.3390/en7084757

621

622

623

624

625

626

628

629

630

631

632

633

634

635

636

661

- [5] Jun, Woo, Bae et al., Multi-channel plastic-scintillator-based 679 detection system for monitoring tritium in air.Rev Sci Instrum, 90(9):93304-93304 (2019). doi: 10.1063/1.5092543.
- [6] Z. Wu, B. Wang, J. Sun et al., In-situ  $\gamma$ -ray analysis of 682 ground surface radioactivity using portable HPGe  $\gamma$  spec- 683 trometer. Sci Rep.12(1):9418 (2022). doi: 10.1038/s41598-022-13770-5
- [7] Knoll, F. Glenn, Radiation detection and measurement. P IEEE 69.4 :495-495 (2010). doi: 10.1109/PROC.1981.12016 687
- [8] P. Paz, M. Garrido, Efficient Implementation of Complex 688 [22] T. Xia, J.C. Lo .Time-to-voltage converter for on-chip Multipliers on FPGAs Using DSP Slices.J Signal Process 689 Sys, (2023). doi: 10.1007/s11265-023-01867-7.
- [9] U. Meyer-Baese, Digital Signal Processing with Field Pro- 691 [23] E. Raisanen-Ruotsalainen, T. Rahkonen, J. Kostamovaara, A 637 grammable Gate Arrays.Springer (2001). doi: 10.1007/978- 692 638 3-662-04613-5 639
- [10] Z. Wang, J. Zhang, X. Er et al., Prospects of the Multi-640 channel Photometric Survey Telescope in the Cosmological 641 Application of Type Ia Supernovae.Res Astron Astrophys, 696 24(4):183-191 (2024). doi: 10.1016/j.gexplo.2024.107598 643
- 644 [11] C. Ko, J. Lee, D. Kim et al., Development of a Nu- 698 [25] clear Material Weighing System Based on Fast Neu- 699 645 tron Multiplicity Counter.IEEE NSS MIC RTSD (2024) 700 646 doi:10.1109/NSS/MIC/RTSD57108.2024.10656579 647
- 648 [12] H. Bai, Z. Xiong, D. Zhao et al., A method of obtaining 702 [26] the neutron multiplicity distribution online based on the list- 703 mode data acquisition. Nucl Instrum Meth A:1056 (2023). 704 650 doi: 10.1016/j.nima.2023.168652 651
- tion for performance evaluation of detector model with 707 653 a monolithic  $LaBr_3(Ce)$  crystal and SiPM array for  $\gamma$  708 654 655 10.1007/s41365-022-01081-3.
- H.X. Li, L. Wang, W. Lu et al., A study on "position-711 657 energy" response correction method based on mono- 712 658 lithic crystal coupled SiPM array. Nukleonika, 69(3):169-176 713 659 660 (2024).
  - doi: 10.2478/nuka-2024-0024.

- [1] E.R. Thuraka, R. Ganesh, D.B. Prakash et al., Digital Multi- 662 [15] Y. Zhang, J.H. Guo, Z. Zhang, et al. Spectrometer of hard X-ray imager payload onboard the ASO-S mission. NUCL SCI TECH 30, 128 (2019). doi: 10.1007/s41365-019-0642-y
  - Zaree, M., Tavakoli-Anbaran, H. Design and Construction 666 [16] of a Multi-Channel Logarithmic Analyzer for Extending Energy Measurement Range in Radioactive Radiation Spectroscopy. Braz J Phys 55, 69 (2025). doi:10.1007/s13538-025-01704-1
    - ous multi-channel data acquisition system for large-area Compton camera (LACC).NUCL ENG TECHNOL, 2023, 55(10):3822-3830. doi:10.1016/j.net.2023.06.048
    - C. Das, S.D. Gupta, X. Liu et al., Comparison of canonical and grand canonical models for selected multifragmentation data. Phys.rev.c, 64(4) (2001). doi: 10.1049/PBCS064E
    - M.Z. Straayer, M.H. Perrott, An efficient high-resolution 11bit noise-shaping multipath gated ring oscillator TDC.Symp Vlsi Circuits, (2008). doi: 10.1109/VLSIC.2008.4585960.
    - P. Gui, Analog-to-digital converters and time-to-digital converters for high-energy physics experiments. Nucl Instrum Meth A: 168649 (2023). doi: 10.1016/j.nima.2023.168649
  - 684 [21] J. Szyduczynski, D. Koscielnik, M. Miskowicz, Time-to-digital conversion techniques: survey of recent developments. Measurement, 112762 (2023).doi:10.1016/j.measurement.2023.112762.

686

- jitter measurement[J].IEEE T Instrum Meas, 52(6):1738-1748 (2003). DOI: 10.1109/TIM.2003.818731
- low-power CMOS time-to-digital converter.IEEE J Solid-St Circ, 30(9):984-990 (1995). doi: 10.1109/4.406397.
- P. Chen, C.C. Chen, Y.S. Shen, A Low-Cost Low-694 Power CMOS Time-to-Digital Converter Based on Pulse Stretching.IEEE T Nucl Sci, 53(4):2215-2220 (2006). doi: 10.1109/TNS.2006.876051
  - S. Henzler, S. Koeppe, D. Lorenz et al., A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion.IEEE J Solid-St Circ, 43(7):1666-1676 (2008). doi: 10.1109/JSSC.2008.922712
  - J. Kalisz, R. Szplet, J. Pasierbinski et al., Fieldprogrammable-gate-array-based time-to-digital converter with 200-ps resolution. IEEE T Instrum Meas, 46(1): 51-55 (1997). doi: 10.1109/19.552156
- 652 [13] W. Lu, L. Wang, Y. Yuan et al., Monte Carlo simula- 706 [27] P. Dudek, S. Szczepanski, J.V. Hatfield, A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line.IEEE J Solid-St Circ.(2000). doi: 10.1109/4.823449
  - radiation imaging.Nucl Sci Tech, 33, 107 (2022). doi: 709 [28] F. Garzetti, N. Lusardi and A. Geraci, All-Digital Fully-Configurable Instrument for Multi-Channel Time Measurements at High Performance.Proc. IEEE Nucl. Sci. Symp. Med. Imaging Conf. 2018, pp. doi:10.1109/NSSMIC.2018.8824387
    - [29] R. Machado, J. Cabral, F.S. Alves, Recent Developments and Challenges in FPGA-Based Time-to-Digital Converters. 715 IEEE T INSTRUM MEAS, vol. 68, no. 11, pp. 4205-4221, 716

Nov. 2019. doi:10.1109/TIM.2019.2938436

717

- 718 [30] J. Zhang, Y. Wang, Z. Song, A ring-oscillator based 745 multi-mode time-to-digital converter on Xilinx Kintex-7 746 [37] L.J. Jiang, X. Zhou, T.Y. Wu et al., A time-sharing multi-719 FPGA.Nucl Instrum Meth A, 1011:165578 (2021). doi: 747 720 10.1016/j.nima.2021.165578 721
- 722 [31] Min Z , Hai W , Yan L, A 7.4 ps FPGA-Based TDC 723 with a 1024-Unit Measurement Matrix.Sensors, 17(4):865 724 (2017). doi: 10.3390/s17040865
- 725 [32] Y. Wang, W. Xie, H. Chen High- 752 al.. time-to-digital (TDCs) converters 726 bidirectional encoder.Measurement, (2023).doi: 754 727 10.1016/j.measurement.2022.112258 728
- 729 [33] Y. Wang, J. Kuang, C. Liu et al., A flex- 756 ible 32-channel time-to-digital converter implemented 757 730 in a Xilinx Zynq-7000 field programmable gate ar- 758 731 ray.Nucl Instrum Methods, 847(Complete):61-66 (2016). 759 732 doi: 10.1016/j.nima.2016.11.031 733
- [34] M. Zhang, K. Yang, Z. Chai et al., High Resolution 761 734 Time-to-Digital Converters Implemented on 40, 28 and 20 762 735 nm FPGAs.IEEE T Instrum Meas, PP(99):1-1 (2020). doi: 763 736 10.1109/TIM.2020.3036066 737
- [35] J. Peng, L. Wang, Y.K. Du et al., Gamma Ray Posi- 765 738 tioning Algorithm Based on Neural Network and CUDA 766 739 Calculation. Nucl. Electron. Detect. Technol, 44(04):663-672 767 740 (2024).(in Chinese) doi: 10.20173/j.cnki.ned.20240520.006 741
- 742 [36] K.F. Zou, L Wang, W. Lu et al., Hardware algorithm design and validation for nuclear radiation imaging based 743

- on Monte Carlo simulation. Appl Radiat Isotopes 206: 111228 (2024). doi:10.1016/j.apradiso.2024.111228
- channel pulse amplitude analyzer. NUCL SCI TECH 28, 56 (2017). doi: 10.1007/s41365-017-0203-1
- 749 [38] N. Zhou, K.Q Deng, W.Y. Zhuang. Design of multichannel pulse amplitude analyzer based on linear discharge. Geophysical and Geochemical Exploration, 2022, 46(1): 221-228.(in Chinese) doi: 10.11720/wtyht.2022.1210
- with 753 [39] Xilinx. 7 Series FPGAs Configurable Logic Block User Guide (UG474)[EB/OL].
  - 755 [40] S. Padoan, A. Boni, A. Morandi et al., A novel coding scheme for the ROM of parallel ADCs, featuring reduced conversion noise in the case of single bubbles in the thermometer code.IEEE, (1998). doi: 10.1109/ICECS.1998.814878
  - 760 [41] M. Mota, J. Christiansen, A high-resolution time interpolator based on a delay locked loop and an RC delay line.IEEE J Solid-St Circ, 34(10):1360-1366 (1999). doi: 10.1109/4.792603
    - [42] H.T Li, B.K Li, G. Tian et al., A general method of generating code density calibration signal for time-to-digital converter and its realization. J Electtron Inf Tech 43(8):7 (2021).(in Chinese) doi: 10.1109/4.792603